

Detector Support Group

Weekly Report, 2019-11-20

<u>Summary</u>

Hall A – SoLID Solenoid Controls

- Designing of *Constant Current Source* (CCS) board to provide fixed current for temperature sensors in the solenoid
 - * Updated original parts list for the 100uA version of the CCS pcb
 - * Ensured all parts list's components were available for purchase
 - * Completed parts generation and preliminary schematic layout in Altium
- Developing FactoryTalk View data logger
- Completed project schedule spreadsheet

<u>Hall B – RICH</u>

- Performed maintenance of compressor # 2 used for the electronic panel's cooling system
 - * Inspected air filters clean and not damaged
 - Verified correct tension for the belt set, ensured deflection was 5 mm—7 mm when exerting a force of 25 N
 - * Noted compressor run time local display 580 hours
 - * Next scheduled maintenance must take place at 1000 compressor running hours
 - * Turned compressor on and confirmed that pressure settings and flow rates were correct

<u>Hall B – HDice</u>

- Conducted meeting to review operation of Lock-in Amplifier for NMR signal measurement
 - * Agreed that HDice will demonstrate to DSG the operation, features used, and needed functionality of the new lock-in amplifier when the test setup is ready

Hall B – BoNuS Target Gas Controls

- Started testing control software on spare cRIO
 - * Found that shared variables don't update at the rate expected on some VIs

<u>Hall B – RTPC</u>

- Debugged MPOD crate network communication issues
 - * MPOD's MAC address was reset when firmware was changed
- Added 75' extension cable for one of the RTDs glued into the detector

Hall C – CAEN EPICS Test Station

- Testing A7030TN board with updated firmware (rev. 1.06)
 - * Upgraded A7030TN board (Ser. #: 304)
 - * Repeated automated test by using GECO 2020
 - Used GECO 2020 script to ramp up/down 36 channels, simultaneously for 300 times
 - Used GECO 2020 data logger advanced feature to record 10 parameters
 - * Enabled CAEN EPICS server to allow only monitoring of the test via *Voltage Ramp Test- Slot 1* CSS-BOY screen



Detector Support Group Weekly Report, 2019-11-20

* Results of the test showed no latency to ramp for all 36 channels

HV CAEN - Voltage Ramp Test - Slot 1 ALL ON/OFF Novice A 7030TN - [S/N: 304] 1400 1200 ≥ 1000 800 voltage 000 200 14:09:28 - Ch 1--Ch 11 -Ch 0-- Ch 2 --Ch_3 Ch 4 Ch 8 -Ch 9 --Ch_10-1400 1200 ≥ 1000 800 Voltage 000 400 200 -100 7 14:04:40 14:05:00 14:05:20 14:05:40 14:05:40 14:06:00 14:06:20 14:06:40 14:07:00 14:07:20 14:07:40 14:08:00 14:08:20 14:08:40 14:09:00 Time 14:09:28 -Ch_12--Ch_13--Ch_14--Ch_15 -Ch_16 Ch_22 X++ 4=++++++++ ++ ++ == 160 1400 1200 ≥ 1000 Voltage I 400 200 -100 14:04:40 14:05:00 14:05:20 14:05:40 14:06:00 14:05:20 14:06:40 14:07:00 14:07:20 14:07:40 14:08:00 14:08:20 14:08:40 14:09:00 Time 14:09:28 Ch_24 Ch_25 Ch_26 Ch_27 Ch_28 Ch_29 --Ch_30 --- Ch_31 --- Ch_32 --- Ch_33 --- Ch_34 --- Ch_35 Expert Controls I & V Plots System Time 2019/11/20 08:05:42.812

Zoom-in view of Voltage Ramp Test CSS-BOY screen shows no latency issues

Hall C – CAEN HV Test Station

- Testing CAEN-A7030TN boards
 - * Tested all 36 channels on boards (Ser. # 0304 and 0326)
 - * Test conducted with just a single board in slot 0, data analysis in progress

Engineering Division

• Soldered LEDs, headers (three types), varistors, LEMO connectors, fuse holders, and OPTP receivers for the Beam Position Monitor boards

DSG R&D – RICH

- Prototyping Sensirion SHT85 integrated temperature/humidity sensor power supply distribution scheme, interconnections, and signal distribution for the sbRIO
 - * Fabricating RJ45 power and sensor signal distribution panel prototype
 - * Received and tested production cable assemblies for SHT85 sensors
 - * Tested data signal termination assembly for NI 9694 sbRIO FPGA interface
 - Integrated sensor and termination DC (24V) DC (3.3V) power supply and tested sensors and sbRIO
- Added subVI to SHT85 user interface to count number of out-of-limit reading





Weekly Report, 2019-11-20

<u> DSG R&D – LV Chassis FPGA</u>

- Investigated timing requirements for DAC communication
- Used schematic for LV chassis DE0 breakout board and sensor readback board to wire sbRIO output to LV Chassis DAC
- Developed subVI to generate clock, sync, and data signals for DACs on sbRIO FPGA
 - * SubVI successfully tested by setting DAC in LV chassis.



Oscilloscope screenshot of clock, sync, and data signals generated by FPGA. Data signal is command to set DAC output of channel 7 to 2 V

DSG R&D – PLC Test Station

• Developing test for analog input and output modules